The New Implementation methodology of FPGA

Dylan Wang



© 2014 Altera Corporation-Confidential

DSP Builder System Level Design Flow



DSP Builder System Level Design Flow



Altera Blockset Libraries

DSP Builder Advanced Blockset

is <u>High Level Synthesis</u> Design

- Constraint driven design
- Abstracted, generic build blocks
- Single data path logic system clock
- Automatic pipelining and register balancing
- High data rate support
- Floating point support
- Tool creates the optimized h/w implementation

DSP Builder Standard Blockset

is <u>WYSIWYG</u> design

- Structural design
- Hardware-like building blocks
- Multiple clock domain design
- User HDL and DSP IP import
- Hardware Co-simulation
- Enables fine-grain control of h/w implementation



Traditional System Design



- Components in system use different interfaces to communicate (some standard, some non-standard)
- Typical system requires significant engineering work to design custom interface logic
- Integrating design blocks and intellectual property (IP) is tedious and error-prone



Automatic Interconnect Generation



- Avoids error-prone integration
- Saves development time with automatic logic & HDL generation
- Enables you to focus on value-add blocks

Qsys improves productivity by automatically generating the system interconnect logic

MEASURABLE ADVANTAGE

6 © 2014 Altera Corporation—Confidential

Introducing Qsys

setere Merry Teels Hab

👗 Qsys - sm_transfer_system.qsys (C:\altera_trn\Working\Introduction_to_Qsys\3C25kits\Lab1\sm_transfer_system.qsys)

Component Library System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation									
×	🕂 Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
Project	×		Clk	Clock Source					
Project			clk in	Clock Input	clk clk in				
New Component			clk in reset	Reset Input	clk clk in reset				
±-System			clk	Clock Output	Double-click to export	clk			
i ibranı			clk_reset	Reset Output	Double-click to export				
Library Altere PCle Reconfig Driver			🗆 pli	Avalon ALTPLL	-				
Allera Pole Recorning Driver		♦ ♦ ♦	→ inclk_interface	Clock Input	Double-click to export	clk			
Clock and Reset		•	inclk_interface_reset	Reset Input	Double-click to export	[inclk_interfa			
+Configuration & Programming			♀ ♀ ♀ → pll_slave	Avalon Memory Mapped Slave	Double-click to export	[inclk_interfa		0x0000_001f	E
	u		c0	Clock Output	Double-click to export	sys_clk			
Embedded Processors			c1	Clock Output	ssram	ssram_clk			
Hunterface Protocols			locked_conduit	Conduit	Double-click to export				
			phasedone_conduit	Conduit	Double-click to export				
Merlin Components			⊟ start_pushbutton	PIO (Parallel I/O)					
Microcontroller Peripherals			clk	Clock Input	Double-click to export	sys_clk			
• Peripherals			reset	Reset Input	Double-click to export	[Clk]			
			s1	Avalon Memory Mapped Slave	Double-click to export	[Clk]	0x0000_0060	0x0000_006f	
Qsys Interconnect			external_connection	Conduit Endpoint	start_pushbutton				
⊞⊸SLS	×		i av_sm_master	Avaion State Machine Master	Double alighte supert	ave all			
Verification			Clock	Clock input	Double-click to export	SyS_CIK			
Window Bridge			avalon master	Avalon Memory Manned Master	Double-click to export	[clock]			
				I ED Elasher	Double-officient to export	lowend			
				Clock Input	Double-click to export	svs clk			
		• •	reset	Reset Input	Double-click to export	[clock]			
			st_sink	Avalon Streaming Sink	Double-click to export	[clock]			
			conduit_end	Conduit	led_out				
			led_timing_adapter	Avalon-ST Timing Adapter					
			clk	Clock Input	Double-click to export	sys_clk			
		•••	reset	Reset Input	Double-click to export	[clk]			
			in in	Avalon Streaming Sink	Double-click to export	[clk]			
			out	Avalon Streaming Source	Double-click to export	[clk]			
New Edit Add	•			III		1	1	1	•
Messages									
Description	Path								
🗄 📐 7 Warnings									
2 Info Messages									
0 Errors, 7 Warnings									
C									



OpenCL (Open Computing Language) Overview



Heterogeneous Platform Model





Use Model: Abstracting the FPGA away





- Frame work + core processing
- Auto HDL code generating
- Design based on prototype tools and diagram
- Have the chip design without deeply understanding of the device



Thank You



MEASURABLE ADVANTAGE M

© 2014 Altera Corporation-Confidential

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.